

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
S1	19823	(memory or memories) same (look\$1up adj table)	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2004/12/02 15:56
S2	27	S1 same (HDL or VHDL or verilog or netlist)	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2004/11/30 17:01
S3	27	S1 same (HDL or VHDL or verilog or net\$1list)	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2004/11/29 21:06
S4	4	S3 and @ad<"20000602"	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2004/12/02 15:57
S5	830	(model\$4 or emulat\$4 or simulat\$4) same (memory or memories) same (look\$1up adj table)	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2004/11/29 21:10
S6	43	S5 and (HDL or VHDL or verilog or netlist)	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2004/11/29 21:10
S7	21	S6 and @ad<"20000602"	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2004/12/02 20:24
S8	20	S7 not S4	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2004/11/29 21:11
S9	17	S8 and read\$3 and writ\$3	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2004/11/29 21:11
S10	3	(memory or memories) same (HDL or VHDL or verilog or netlist) same (look\$1up adj table) same (model\$4 or emulat\$4 or simulat\$4)	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2004/11/29 21:29
S11	35	((model\$4 or emulat\$4 or simulat\$4) with (memory or memories or RAM)) same (look\$1up adj table)) and (HDL or VHDL or verilog or netlist)	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2004/11/29 21:31
S12	18	S11 and @ad<"20000602"	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2004/11/29 21:31

S13	125	(HDL or VHDL or verilog or netlist) same (look\$1up adj table)	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2004/11/30 17:01
S14	73	(HDL or VHDL or verilog) same (look\$1up adj table)	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2004/11/30 17:01
S15	23	S14 and @ad<"20000602"	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2004/11/30 17:03
S16	84	(hdl vhdl verilog) same (LUT (look\$1up adj table))	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2004/12/02 15:57
S17	25	S16 and @ad<"20000602"	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2004/12/02 18:42
S18	2	((hdl vhdl verilog) same (LUT (look\$1up adj table))).ab.	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2004/12/02 15:58
S19	0	S18 and @ad<"20000602"	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2004/12/02 15:58
S20	84	(hdl vhdl verilog) same (LUT (look\$1up adj table))	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2004/12/02 18:43
S21	25	S20 and @ad<"20000602"	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2004/12/02 18:44
S22	23	S21 and (memory memories \$2ram)	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2004/12/02 18:43
S23	30	(hdl vhdl verilog) same (LUT (look\$1up adj table)) same (memory memories \$2ram)	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2004/12/02 19:03
S24	6	S23 and @ad<"20000602"	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2004/12/02 19:04

S25	52	((simulat\$4 emulat\$4 model\$4) same (LUT (look\$1up adj table)) same (memory memories \$2ram)) and (hdl vhdl verilog (description adj language))	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2004/12/02 19:06
S26	30	S25 and @ad<"20000602"	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2004/12/02 19:07
S27	85	((simulat\$4 emulat\$4 model\$4) same (memory memories \$2ram) same (hdl vhdl verilog (description adj language))) and (LUT (look\$1up adj table))	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2004/12/02 20:21
S28	18	S27 and @ad<"20000602"	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2004/12/02 19:07
S29	82	((simulat\$4 emulat\$4 model\$4 substitut\$4 replac\$5) same (memory memories \$2ram) same (LUT (look\$1up adj table))) and (hdl vhdl verilog (description adj language))	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2004/12/02 20:27
S30	42	S29 and @ad<"20000602"	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2004/12/02 20:27
S31	23	((simulat\$4 emulat\$4 model\$4 substitut\$4 replac\$5) with (memory memories \$2ram) with (LUT (look\$1up adj table))) and (hdl vhdl verilog (description adj language))	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2004/12/02 20:27
S32	18	S31 and @ad<"20000602"	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2004/12/02 20:28


[Web](#) [Images](#) [Groups](#) [News](#) [Froogle](#) [more »](#)

[Advanced Search](#)
[Preferences](#)

Web

 Results 1 - 10 of about 24,200 for **(lookup table) fpga**. (0.24 seconds)

[PDF] Technology Mapping for **Lookup Table** Based Field Programmable Gate ...

 File Format: PDF/Adobe Acrobat - [View as HTML](#)

 ... cuits This thesis focuses on the class of **FPGAs** that use **lookup tables** LUTs to ... the Boolean function **Lookup table** based **FPGAs** account for a signi cant portion ...

www.eecg.toronto.edu/~jayar/pubs/theses/Francis/RobertFrancis.pdf - [Similar pages](#)

Rectification method for **lookup-table** type **FPGA's**

 ... Rectification method for **lookup-table** type **FPGA's**. Full text, pdf formatPdf (761 KB). ... Technology mapping of **lookup table**-based **FPGAs** for performance. ...

portal.acm.org/citation.cfm?id=304057 - [Similar pages](#)

A tutorial on logic synthesis for **lookup-table** based **FPGAs**

 ... A tutorial on logic synthesis for **lookup-table** based **FPGAs**. ... 16 KC Chen, "Logic Minimization of **Lookup-Table** Based **FPGAs**," 1st intl Workshop on **FPGAs**, Feb. ...

portal.acm.org/citation.cfm?id=304053 - [Similar pages](#)
[\[More results from portal.acm.org \]](#)

Fault Detection and Fault Diagnosis Technoques for **Lookup Table** ...

11th Asian Test Symposium (ATS'02) November 18 - 20, 2002 Guam, USA. p. 236 Fault

 Detection and Fault Diagnosis Technoques for **Lookup Table FPGA's**. PDF. ...

csdl.computer.org/comp/proceedings/ats/2002/1825/00/18250236abs.htm - 10k - [Cached](#) - [Similar pages](#)

Variable-Input **Lookup Table** Architecture and Superior Software

 Variable-Input **Lookup Table** Architectire and Superior Software
 Tools

 Make Xilinx Virtex-II Pro the Fastest Available **FPGA**. ...

www.xilinx.com/prs_rls/silicon_vir/0408_lut.htm - 20k - Dec 1, 2004 - [Cached](#) - [Similar pages](#)

SIGDA Super Compendium, **FPGA** 1994, Author Index

 ... Mapping Algorithm for **FPGAs** Using **Lookup Tables** Kebschull, U. Functional Decision

 Diagrams for Technology Mapping to **Lookup-Table FPGA** Kelly, JL A Novel ...

www.sigda.org/Archives/ProceedingArchives/Compendiums/papers/1994/fpga94/htmlfiles/sun_sgi/fpgaai.htm -

 32k - [Cached](#) - [Similar pages](#)

SIGDA Super Compendium, **FPGA** 1994, Table of Contents

 ... Functional Decision Diagrams for Technology Mapping to **Lookup-Table FPGA** E. Schubert, U. Kebschull, W. Rosenstiel, Universitat Tübingen, Germany. Posters. ...

www.sigda.org/Archives/ProceedingArchives/Compendiums/papers/1994/fpga94/htmlfiles/sun_sgi/fpgatoc.htm - 19k - [Cached](#) - [Similar pages](#)
[\[More results from www.sigda.org \]](#)

[PDF] Revisiting the Cascade Circuit in Logic Cells of **Lookup Table** ...

File Format: PDF/Adobe Acrobat

 ... Let us consider the cascade circuit in the logic cells of three commercial **lookup**
table-based FP- GAs: ORCA, XC4000 and Flex 8000. The ORCA **FPGA** contains a 3 ...

dx.doi.org/10.1145/201310.201325 - [Similar pages](#)

[PDF] Technology Mapping Issues for an **FPGA** with **Lookup Tables** and PLA ...

File Format: PDF/Adobe Acrobat


... 13- 16. [3] J. Cong and Y. Ding, "FlowMap: An Optimal Technol- ogy Mapping Algorithm

for Delay Optimization in **Lookup-Table Based FPGA Designs**," IEEE trans ...
[dx.doi.org/10.1145/329166.329180](https://doi.org/10.1145/329166.329180) - [Similar pages](#)
[\[More results from dx.doi.org \]](#)

[PDF] Alternative Approaches Implementing High-Performance FIR Filters ...

File Format: PDF/Adobe Acrobat - [View as HTML](#)

... **FPGA**-implementations of pipelined filters using parallelly distributed arithmetic and **lookup-table** multipliers and implementation re- sults will be discussed in ...
www.ims.uni-hannover.de/get.shtml/ IMS43652435.pdf?pdf_id=43652435 - Similar pages



Result Page: 1 2 3 4 5 6 7 8 9 10 **Next**




Free! Google Desktop Search: Search your email, files, chats & web history.
Download Now.

(lookup table) fpga Search

[Search within results](#) | [Language Tools](#) | [Search Tips](#) | [Dissatisfied? Help us improve](#)

[Google Home](#) - [Advertising Programs](#) - [Business Solutions](#) - [About Google](#)

©2004 Google

**Web**Results 1 - 10 of about 70,200 for **(look up table) fpga**. (0.43 seconds)Did you mean: **(lookup table) fpga****[PDF] Technology Mapping for Look-Up Table FPGA**File Format: PDF/Adobe Acrobat - [View as HTML](#)Page 1. Technology Mapping for **Look-Up Table FPGA** Ricardo Pezzuol Jacobi ... Page2. Technology Mapping for **Look-Up Table FPGA** 1. Introduction ...www.cic.unb.br/docentes/jacobi/papers/lut_map.pdf - [Similar pages](#)**[PDF] Look-up Table FPGA Synthesis from Minimized Multi-Valued Pseudo ...**File Format: PDF/Adobe Acrobat - [View as HTML](#)Page 1. **Look-up Table FPGA** Synthesis from Minimized Multi-Valued Pseudo

Kronecker Expressions Per Lindgren Division of Computer ...

www.sm.luth.se/~pln/publications/ps/ismv198.pdf - [Similar pages](#)**[PDF] Xilinx XAPP464 Using Look-Up Tables as Distributed RAM in Spartan ...**File Format: PDF/Adobe Acrobat - [View as HTML](#)... Application Note: Spartan-3 **FPGA** Family XAPP464 (v1.0) July 8, 2003 Using**Look-Up Tables** as Distributed RAM in Spartan-3 **FPGAs** R Page 2. 2 ...direct.xilinx.com/bvdocs/appnotes/xapp464.pdf - [Similar pages](#)**Power optimization for FPGA look-up tables**... Power optimization for **FPGA look-up tables**. Full text, pdf formatPdf (855 KB). ...509-516. 2 MJ ALEXANDER, Power Optimization for **FPGA Look-Up Table**#, Tech. Rep. ...portal.acm.org/citation.cfm?id=267707 - [Similar pages](#)**Rijndael FPGA Implementations Utilising Look-Up Tables**... Rijndael **FPGA** Implementations Utilising **Look-Up Tables**. Full text, Full text available on the Publisher sitePublisher Site. Source, ...portal.acm.org/citation.cfm?id=762590 - [Similar pages](#)[[More results from portal.acm.org](#)]**:: Fir Filter Implementation Using Look Up Tables**... Xilinx Using Block RAM in Spartan-3 **FPGAs** application note XAPP463 ...as ... configuration options, SelectRAM blocks create RAM, ROM, FIFOs, large **look-up tables**,. ...www.nextwave.com.au/fir-filter-implementation-using-look-up-tables.php - 35k - [Cached](#) - [Similar pages](#)**[PDF] LUT (LOOK UP TABLE)**File Format: PDF/Adobe Acrobat - [View as HTML](#)... **LUT (LOOK UP TABLE)** A typical layout of the **FPGA** is an array of interconnected programmable logic blocks or configurable logic blocks. ...www.soe.ucsc.edu/classes/cmpe100/Fall02/resources/fpga_r0.pdf - [Similar pages](#)**Rijndael FPGA Implementations Utilising Look-Up Tables**

File Format: Unrecognized

... Academic PublishersAll rights reserved. Rijndael **FPGA** Implementations Utilising **Look-Up Tables**. Máire McLoone DSIP Laboratories ...dx.doi.org/10.1023/A:1023252403567 - [Similar pages](#)

A BIST Architecture for FPGA Look-Up Table Testing Reduces ...

12th Asian Test Symposium (ATS'03) November 16 - 19, 2003 Xi'an, China. p. 84 A

BIST Architecture for **FPGA Look-Up Table** Testing Reduces Reconfigurations. PDF. ...csdl.computer.org/comp/proceedings/ ats/2003/1951/00/19510084abs.htm - 10k - [Cached](#) - [Similar pages](#)**Look Up Table**... Comments: From: praveen_sam Posted : 8/14/2004 1:53:11 PM **Look Up Tables (LUT)**are the kind of logic that are used in SRAM based **FPGAs**. ...www.vlsibank.com/sessionpage.asp?titl_id=1261 - 7k - [Cached](#) - [Similar pages](#)Did you mean to search for: **(lookup table) fpga**

Goooooooooooooogle ►

Result Page: 1 2 3 4 5 6 7 8 9 10 **Next**Free! Google Desktop Search: Search your email, files, chats & web history.
[Download Now.](#)[Search within results](#) | [Language Tools](#) | [Search Tips](#) | [Dissatisfied? Help us improve](#)[Google Home](#) - [Advertising Programs](#) - [Business Solutions](#) - [About Google](#)

©2004 Google



[Web](#) [Images](#) [Groups](#) [News](#) [Froogle](#) [more »](#)

(hdl OR vhdl OR verilog) (LUT OR "look up

Search

[Advanced Search](#)
[Preferences](#)

"lookup" (and any subsequent words) was ignored because we limit queries to 10 words.

Web Results 1 - 10 of about 375,000 for **(hdl OR vhdl OR verilog) (LUT OR "look up table" OR "lookup tabl**

Class Hierarchy

... class boom.hsra.CascadeLUT; class boom.hsra.LUT; class boom.verilog.LUT; class boom.vhdl.LUT; class boom.xc4000.LUT. class boom.raw.LifeCell; class boom.raw ...
brass.cs.berkeley.edu/BOOM/ onlinedoc/boomdoc_javadoc/tree.html - 19k - [Cached](#) - [Similar pages](#)

Class boom.verilog.LUT

... boom.GenComponent | +---boom.parts.LUT | +---boom.verilog.LUT ... LUT This class implements

an N-input **lookup-table**. ... it is used by LogicFunction to do LUT packing ...

brass.cs.berkeley.edu/BOOM/onlinedoc/ boomdoc_javadoc/boom.verilog.LUT.html - 7k - [Cached](#) - [Similar pages](#)

[[More results from brass.cs.berkeley.edu](#)]

Effects of Omega-3 Fatty Acids on Lipids and Glycemic Control in ...

... Diabetes: mean difference for high-density lipoprotein (**HDL**); **Table 3.4.** Relationship ...

Diabetes: High Density Lipoprotein (**HDL**); **Table 3.5.** Diabetes ...

www.ahrq.gov/clinic/o3lpdinv.htm - 12k - [Cached](#) - [Similar pages](#)

Table of Contents for Verilog Digital Computer Design

... **Table** of contents for **Verilog** Digital Computer Design Back to the price comparison for this book Preface, xxvii, ... 64, **Verilog** versus **VHDL**. 65, Role of test code. ...

www.isbn.nu/toc/0136392539 - 101k - [Cached](#) - [Similar pages](#)

VHDL Tutorial: Learn by Example

... The design was implemented using Active-**HDL** and Synopsys Design Compiler. ... are now two industry standard hardware description languages, **VHDL** and **Verilog**. ...

www.cs.ucr.edu/content/esd/labs/tutorial/ - 53k - [Cached](#) - [Similar pages](#)

Verilog-Mode - Table of Contents

... It is surprising how much extra baggage **Verilog** requires. (Thank god we aren't coding in **VHDL** or it would be worse!). 1.2 Why reduce the Tedium? ...

www.veripool.com/verilog-mode_veritedium.html - 38k - [Cached](#) - [Similar pages](#)

package gp_www; # # W. Prescott 1999/06/30 # # Contains the ...

... Procedure CreateBreadCrumbCampHTML # ---- sub CreateBreadCrumbCampHTML {
local(\$Hdl) = @_ ; print \$Hdl " <**TABLE** width="100 ...

quake.wr.usgs.gov/research/ deformation/gps/gpmanual/gp_dir/gp_www.pm - 62k - [Cached](#) - [Similar pages](#)

[PDF] HDL Synthesis & Clock Enables (6/96)

File Format: PDF/Adobe Acrobat - [View as HTML](#)

... **HDL** Synthesis ... the asynchronous reset is removed from the description.) While **Verilog** is used in the examples, the dis- cussion applies to **VHDL** coding as ...

www.xilinx.com/xcell/xl21/xl21-32.pdf - [Similar pages](#)

Essential VHDL - RTL Synthesis Done Right

... numeric_std). Essential **VHDL** **Table** of Contents. Preface. **VHDL** Basics; Design

Topics; Advanced Issues. 1. **VHDL** Basics. What is **VHDL**? Black ...


www.xess.com/prod013.php3 - 19k - Cached - Similar pages

Digital Systems Design with VHDL and Synthesis - Table of Contents

Digital Systems Design with VHDL and Synthesis by KC Chang. Table of Contents.

Preface. Chapter 1 INTRODUCTION. 1.1 Integrated Design ...

www.computer.org/cspress/CATALOG/BP00023/toc.htm - 38k - Cached - Similar pages



Result Page: [1](#) [2](#) [3](#) [4](#) [5](#) [6](#) [7](#) [8](#) [9](#) [10](#) [Next](#)



Free! Google Desktop Search: Search your email, files, chats & web history.
Download Now.

(hdl OR vhdl OR verilog) (LUT OR

[Search within results](#) | [Language Tools](#) | [Search Tips](#) | [Dissatisfied? Help us improve](#)

[Google Home](#) - [Advertising Programs](#) - [Business Solutions](#) - [About Google](#)

©2004 Google


[Web](#) [Images](#) [Groups](#) [News](#) [Froogle](#) [more »](#)

[Advanced Search](#)
[Preferences](#)

Web Results 1 - 10 of about 637,000 for "**look up table**" OR "**lookup table**" OR "**table lookup**". (0.40 second)

Did you mean: "**lookup** table" OR "lookup table" OR "table lookup"

Sponsored Links

[Reverse **Lookup** Any Phone](#)
 Instant Reverse Phone Number **Lookup**
 Updated Every Minute. Guaranteed.
[www.Intelius.com](#)

[See your message here...](#)

Tables: **Lookup Table** Manager

Tables: **Lookup Table** Manager. Author(s). Pedro Gil. ... This two tables control the date/time that each **lookup table** was updated, they to that with the field tlkpLUT ...

[www.mvps.org/access/tables/tbl0017.htm](#) - 12k -

[Cached](#) - [Similar pages](#)

Look-Up Table

... Display. **Look-Up Table**. Stimulate stores ... for greyscale. By use of a **Look-Up Table** (LUT), image values are mapped to greyscale. The ...

[www.cmrr.umn.edu/stimulate/stimUsersGuide/node23.html](#) - 6k - [Cached](#) - [Similar pages](#)

File Formats - **LookUp Table**

File Formats - **LookUp Table** Description The **lookup table** stores Red/Green/Blue (RGB) color information. It can store 256 values ...

[www.sourcesignal.com/formats_lut.html](#) - 9k - [Cached](#) - [Similar pages](#)

A Hash Function for Hash **Table Lookup**

I offer you a new hash function for hash **table lookup** that is faster and more thorough than the one you are using now. ... MD4 is overkill for hash **table lookup**. ...

[burtleburtle.net/bob/hash/doobs.html](#) - 24k - [Cached](#) - [Similar pages](#)

Hash Functions for Hash **Table Lookup**

Hash Functions for Hash **Table Lookup**. Robert J. Jenkins Jr., 1995-1997. Abstract. This paper ... funnels. Hash Functions for **Table Lookup**. Code ...

[burtleburtle.net/bob/hash/evahash.html](#) - 26k - [Cached](#) - [Similar pages](#)

[[More results from burtleburtle.net](#)]

Postfix **Lookup Table** Overview

Postfix **Lookup Table** Overview. Overview. This document covers the following ... The Postfix **lookup table** model. Postfix uses lookup tables to ...

[www.postfix.org/DATABASE_README.html](#) - 15k - [Cached](#) - [Similar pages](#)

Look-up Table

Look-up Table. ... The default **look-up table** is a linear grey scale, but this can be changed by sending a new **look-up table** with Write Video **Look-up Table**. ...

[www.starlink.rl.ac.uk/star/docs/sun65.htx/node23.html](#) - 5k - [Cached](#) - [Similar pages](#)

Across-track Band Mapping **Look-up Table**

... Across-track Band Mapping **Look-up Table**. ... 6.6.42 Across-track Band Mapping **Look-up Table**. Table 6.62 Across-track Band Mapping **Look-up Table**. ...

[envisat.esa.int/dataproducts/aatsr/CNTR6-6-42.htm](#) - 41k - [Cached](#) - [Similar pages](#)

MIP_CS2_AX: Cross Sections **Lookup Table**

... 6.4.6 MIP_CS2_AX: Cross Sections **Lookup Table**. Table 6.15. MIP_CS2_AX. Cross Sections **Lookup Table**. File Structure. Data Sets, 17. ...

[envisat.esa.int/dataproducts/mipas/CNTR6-4-6.htm](#) - 28k - [Cached](#) - [Similar pages](#)

[[More results from envisat.esa.int](#)]

Table Lookup

Table Lookup. Before explaining how the hash table works, let me make a little digression about algorithms that use **table lookup**. ...

www.relisoft.com/book/lang/pointer/8hash.html - 9k - [Cached](#) - [Similar pages](#)

Did you mean to search for: "**lookup** table" OR "lookup table" OR "table lookup"

Gooooooooooogle ►

Result Page: 1 2 3 4 5 6 7 8 9 10 [Next](#)




Free! Google Desktop Search: Search your email, files, chats & web history.
[Download Now.](#)

[Search within results](#) | [Language Tools](#) | [Search Tips](#) | [Dissatisfied? Help us improve](#)

[Google Home](#) - [Advertising Programs](#) - [Business Solutions](#) - [About Google](#)

©2004 Google


[Web](#)
[Images](#)
[Groups](#)
[News](#)
[Froogle](#)
[more »](#)

[Advanced Search](#)
[Preferences](#)

WebResults 1 - 10 of about 24,200 for **(lookup table) fpga**. (0.24 seconds)**[PDF] Technology Mapping for Lookup Table Based Field Programmable Gate ...**File Format: PDF/Adobe Acrobat - [View as HTML](#)

... cuits This thesis focuses on the class of **FPGAs** that use **lookup tables** LUTs to ... the Boolean function **Lookup table** based **FPGAs** account for a signi cant portion ...

www.eecg.toronto.edu/~jayar/pubs/theses/Francis/RobertFrancis.pdf - [Similar pages](#)

Rectification method for lookup-table type FPGA's

... Rectification method for **lookup-table** type **FPGA's**. Full text, pdf formatPdf (761 KB). ... Technology mapping of **lookup table**-based **FPGAs** for performance. ...

portal.acm.org/citation.cfm?id=304057 - [Similar pages](#)

A tutorial on logic synthesis for lookup-table based FPGAs

... A tutorial on logic synthesis for **lookup-table** based **FPGAs**. ... 16 KC Chen, "Logic Minimization of **Lookup-Table** Based **FPGAs**," 1st intl Workshop on **FPGAs**, Feb. ...

portal.acm.org/citation.cfm?id=304053 - [Similar pages](#)

[[More results from portal.acm.org](#)]

Fault Detection and Fault Diagnosis Technoques for Lookup Table ...

11th Asian Test Symposium (ATS'02) November 18 - 20, 2002 Guam, USA. p. 236 Fault

Detection and Fault Diagnosis Technoques for **Lookup Table FPGA's**. PDF. ...

csdl.computer.org/comp/proceedings/ats/2002/1825/00/18250236abs.htm - 10k - [Cached](#) - [Similar pages](#)

Variable-Input Lookup Table Architecture and Superior Software

Variable-Input **Lookup Table** Architectire and Superior Software
 Tools

Make Xilinx Virtex-II Pro the Fastest Available **FPGA**. ...

www.xilinx.com/prs_rls/silicon_vir/0408_lut.htm - 20k - Dec 1, 2004 - [Cached](#) - [Similar pages](#)

SIGDA Super Compendium, FPGA 1994, Author Index

... Mapping Algorithm for **FPGAs** Using **Lookup Tables** Kebschull, U. Functional Decision Diagrams for Technology Mapping to **Lookup-Table** **FPGA** Kelly, JL A Novel ...

www.sigda.org/Archives/ProceedingArchives/Compendiums/papers/1994/fpga94/htmlfiles/sun_sgi/fpgaai.htm -

32k - [Cached](#) - [Similar pages](#)

SIGDA Super Compendium, FPGA 1994, Table of Contents

... Functional Decision Diagrams for Technology Mapping to **Lookup-Table** **FPGA** E. Schubert, U. Kebschull, W. Rosenstiel, Universitat Tubingen, Germany. Posters. ...

www.sigda.org/Archives/ProceedingArchives/Compendiums/papers/1994/fpga94/htmlfiles/sun_sgi/fpgatoc.htm - 19k - [Cached](#) - [Similar pages](#)

[[More results from www.sigda.org](#)]

[PDF] Revisiting the Cascade Circuit in Logic Cells of Lookup Table ...

File Format: PDF/Adobe Acrobat

... Let us consider the cascade circuit in the logic cells of three commercial **lookup table**-based FP- GAs: ORCA, XC4000 and Flex 8000. The ORCA **FPGA** contains a 3 ...

dx.doi.org/10.1145/201310.201325 - [Similar pages](#)

[PDF] Technology Mapping Issues for an FPGA with Lookup Tables and PLA ...

File Format: PDF/Adobe Acrobat

... 13- 16. [3] J. Cong and Y. Ding, "FlowMap: An Optimal Technol- ogy Mapping Algorithm


for Delay Optimization in **Lookup-Table Based FPGA Designs**," IEEE trans ...
[dx.doi.org/10.1145/329166.329180](https://doi.org/10.1145/329166.329180) - [Similar pages](#)
[\[More results from dx.doi.org \]](#)

[PDF] Alternative Approaches Implementing High-Performance FIR Filters ...

File Format: PDF/Adobe Acrobat - [View as HTML](#)

... **FPGA**-implementations of pipelined filters using parallelly distributed arithmetic and **lookup-table** multipliers and implementation re- sults will be discussed in ...

www.ims.uni-hannover.de/get.shtml/IMS43652435.pdf?pdf_id=43652435 - Similar pages



Result Page: [1](#) [2](#) [3](#) [4](#) [5](#) [6](#) [7](#) [8](#) [9](#) [10](#) [Next](#)



Free! Google Desktop Search: Search your email, files, chats & web history.
Download Now.

(lookup table) fpga Search

[Search within results](#) | [Language Tools](#) | [Search Tips](#) | [Dissatisfied? Help us improve](#)

[Google Home](#) - [Advertising Programs](#) - [Business Solutions](#) - [About Google](#)


©2004 Google

IEEE HOME | SEARCH IEEE | SHOP | WEB ACCOUNT | CONTACT IEEE



Membership Publications/Services Standards Conferences Careers/Jobs

IEEE Xplore®
 RELEASE 1.8

 Welcome
 United States Patent and Trademark Office

[Help](#) [FAQ](#) [Terms](#) [IEEE Peer Review](#)
[Quick Links](#)

Welcome to IEEE Xplore®

- ☐ Home
- ☐ What Can I Access?
- ☐ Log-out

Tables of Contents

- ☐ Journals & Magazines
- ☐ Conference Proceedings
- ☐ Standards

Search

- ☐ By Author
- ☐ Basic
- ☐ Advanced
- ☐ CrossRef

Member Services

- ☐ Join IEEE
- ☐ Establish IEEE Web Account
- ☐ Access the IEEE Member Digital Library

IEEE Enterprise

- ☐ Access the IEEE Enterprise File Cabinet

Try our New Full-text Search Prototype **GO**[Help](#)

- 1) Enter a single keyword, phrase, or Boolean expression.
Example: acoustic imaging (means the phrase acoustic imaging plus any stem variations)
- 2) Limit your search by using search operators and field codes, if desired.
Example: optical <and> (fiber <or> fibre) <in> ti
- 3) Limit the results by selecting Search Options.
- 4) Click Search. See [Search Examples](#)

```
(hdl <or> vhdl <or> verilog
<or> (description <near/1>
language)) <and> (lut <or>
(look*up <near/1> table))
```

Start Search**Clear**

Note: This function returns plural and suffixed forms of the keyword(s).

Search operators: <and> <or> <not> <in> [More](#)

Field codes: au (author), ti (title), ab (abstract), jn (publication name), de (index term) [More](#)

Search Options:

Select publication types:

- ☒ IEEE Journals
- ☒ IEE Journals
- ☒ IEEE Conference proceedings
- ☒ IEE Conference proceedings
- ☒ IEEE Standards

Select years to search:

 From year: **All** to **Present**

Organize search results by:

 Sort by: **Relevance**
 In: **Descending** order
 List **15** Results per page

[Home](#) | [Log-out](#) | [Journals](#) | [Conference Proceedings](#) | [Standards](#) | [Search by Author](#) | [Basic Search](#) | [Advanced Search](#) | [Join IEEE](#) | [Web Account](#) | [New this week](#) | [OPAC Linking Information](#) | [Your Feedback](#) | [Technical Support](#) | [Email Alerting](#) | [No Robots Please](#) | [Release Notes](#) | [IEEE Online Publications](#) | [Help](#) | [FAQ](#) | [Terms](#) | [Back to Top](#)

Copyright © 2004 IEEE — All rights reserved

IEEE HOME | SEARCH IEEE | SHOP | WEB ACCOUNT | CONTACT IEEE



Membership Publications/Services Standards Conferences Careers/Jobs

IEEE Xplore®
 RELEASE 1.8

 Welcome
 United States Patent and Trademark Office

[Help](#) [FAQ](#) [Terms](#) [IEEE Peer Review](#)
[Quick Links](#)

Welcome to IEEE Xplore®

- ☐ Home
- ☐ What Can I Access?
- ☐ Log-out

Tables of Contents

- ☐ Journals & Magazines
- ☐ Conference Proceedings
- ☐ Standards

Search

- ☐ By Author
- ☐ Basic
- ☐ Advanced
- ☐ CrossRef

Member Services

- ☐ Join IEEE
- ☐ Establish IEEE Web Account
- ☐ Access the IEEE Member Digital Library

IEEE Enterprise

- ☐ Access the IEEE Enterprise File Cabinet

Print Format

Your search matched **43** of **1099265** documents.A maximum of **500** results are displayed, **15** to a page, sorted by **Relevance Descending** order.**Refine This Search:**

You may refine your search by editing the current search expression or enter a new one in the text box.

(hdl <or> vhdl <or> verilog <or> (description <near/1

☒ Check to search within this result set
Results Key:**JNL** = Journal or Magazine **CNF** = Conference **STD** = Standard**1 Efficient IP routing table VLSI design for multigigabit routers***Chang, R.C.; Lim, B.-H.;*

Circuits and Systems I: Regular Papers, IEEE Transactions on [see also Circuit Systems I: Fundamental Theory and Applications, IEEE Transactions on] , Vol 51 , Issue: 4 , April 2004

Pages:700 - 708

[\[Abstract\]](#)
[\[PDF Full-Text \(544 KB\)\]](#)
IEEE JNL**2 High-level language abstraction for reconfigurable computing***Najjar, W.A.; Bohm, W.; Draper, B.A.; Hammes, J.; Rinker, R.; Beveridge, J.F. Chawathe, M.; Ross, C.;*

Computer , Volume: 36 , Issue: 8 , Aug. 2003

Pages:63 - 69

[\[Abstract\]](#)
[\[PDF Full-Text \(312 KB\)\]](#)
IEEE JNL**3 Numerically controlled oscillators with hybrid function generators***Janiszewski, I.; Hoppe, B.; Meuth, H.;*

Ultrasonics, Ferroelectrics and Frequency Control, IEEE Transactions on , Volu 49 , Issue: 7 , July 2002

Pages:995 - 1004

[\[Abstract\]](#)
[\[PDF Full-Text \(1097 KB\)\]](#)
IEEE JNL**4 Design of a scan format converter using the bisigmoidal interpolatio***Jaeeun Lee; Yunmo Chung; Chae-Gon Oh; Jin-Goo Kim; Chang-Wan Hong;*

Consumer Electronics, IEEE Transactions on , Volume: 44 , Issue: 3 , Aug. 19

Pages:1115 - 1121

[\[Abstract\]](#) [\[PDF Full-Text \(448 KB\)\]](#) IEEE JNL

5 Architectural power analysis: The dual bit type method

Landman, P.E.; Rabaey, J.M.;

Very Large Scale Integration (VLSI) Systems, IEEE Transactions on , Volume: 3 , Issue: 2 , June 1995

Pages:173 - 187

[\[Abstract\]](#) [\[PDF Full-Text \(1312 KB\)\]](#) IEEE JNL

6 A VHDL standard package for logic modeling

Coelho, D.R.;

Design & Test of Computers, IEEE , Volume: 7 , Issue: 3 , June 1990

Pages:25 - 32

[\[Abstract\]](#) [\[PDF Full-Text \(528 KB\)\]](#) IEEE JNL

7 Design and implementation of reciprocal unit using table look-up an Newton-Raphson iteration

Kucukkabak, U.; Akkas, A.;

Digital System Design, 2004. DSD 2004. Euromicro Symposium on , 31 Aug.-Sept. 2004

Pages:249 - 253

[\[Abstract\]](#) [\[PDF Full-Text \(292 KB\)\]](#) IEEE CNF

8 A novel technology mapping method for AND/XOR expressions

Seok-Bum Ko; Jien-Chung Lo;

Multiple-Valued Logic, 2003. Proceedings. 33rd International Symposium on , 19 May 2003

Pages:133 - 138

[\[Abstract\]](#) [\[PDF Full-Text \(298 KB\)\]](#) IEEE CNF

9 Arbitrary function approximation in HDLs with application to the N-1 problem

Ho, C.H.; Tsoi, K.H.; Yeung, H.C.; Lam, Y.M.; Lee, K.H.; Leong, P.H.W.; Lude R.; Zipf, P.; Ortiz, A.G.; Glesner, M.;

Field-Programmable Technology (FPT), 2003. Proceedings. 2003 IEEE International Conference on , 15-17 Dec. 2003

Pages:84 - 91

[\[Abstract\]](#) [\[PDF Full-Text \(451 KB\)\]](#) IEEE CNF

10 Implementation of RNS analysis and synthesis filter banks for the orthogonal discrete wavelet transform over FPL devices

Ramirez, J.; Garcia, A.; Parrilla, L.; Lloris, A.; Fernandez, P.G.;

Circuits and Systems, 2000. Proceedings of the 43rd IEEE Midwest Symposium on , Volume: 3 , 8-11 Aug. 2000

Pages:1170 - 1173 vol.3

[\[Abstract\]](#) [\[PDF Full-Text \(352 KB\)\]](#) IEEE CNF

11 FPGA implementation of digital timing recovery in software radio receiver*Yik-Chung Wu; Tung-Sang Ng;*

Circuits and Systems, 2000. IEEE APCCAS 2000. The 2000 IEEE Asia-Pacific Conference on , 4-6 Dec. 2000

Pages:703 - 707

[\[Abstract\]](#) [\[PDF Full-Text \(356 KB\)\]](#) [IEEE CNF](#)**12 Efficient Rijndael implementation for high-speed optical networks***Rejeb, J.; Ramaswamy, V.;*

Telecommunications, 2003. ICT 2003. 10th International Conference on , Vol. 1 , 23 Feb.-1 March 2003

Pages:641 - 645 vol.1

[\[Abstract\]](#) [\[PDF Full-Text \(344 KB\)\]](#) [IEEE CNF](#)**13 Multi-domain modeling and simulation of a linear actuation system***Deepika Devarajan; Stanton, S.; Knorr, B.;*

Behavioral Modeling and Simulation, 2003. BMAS 2003. Proceedings of the 20 International Workshop on , 7-8 Oct. 2003

Pages:76 - 81

[\[Abstract\]](#) [\[PDF Full-Text \(542 KB\)\]](#) [IEEE CNF](#)**14 Alternative Direct Digital Frequency Synthesizer architectures with reduced memory size***Soudris, D.; Kesoulis, M.; Koukourlis, C.; Thanailakis, A.; Blionas, S.;*

Circuits and Systems, 2003. ISCAS '03. Proceedings of the 2003 International Symposium on , Volume: 2 , 25-28 May 2003

Pages:II-73 - II-76 vol.2

[\[Abstract\]](#) [\[PDF Full-Text \(397 KB\)\]](#) [IEEE CNF](#)**15 Pipeline-efficient hybrid vectoring implementation***Janiszewski, I.; Meuth, H.; Hoppe, B.;*

Frequency Control Symposium and PDA Exhibition, 2002. IEEE International , 31 May 2002

Pages:643 - 648

[\[Abstract\]](#) [\[PDF Full-Text \(449 KB\)\]](#) [IEEE CNF](#)[1](#) [2](#) [3](#) [Next](#)

[Home](#) | [Log-out](#) | [Journals](#) | [Conference Proceedings](#) | [Standards](#) | [Search by Author](#) | [Basic Search](#) | [Advanced Search](#) | [Join IEEE](#) | [Web Account](#) | [New this week](#) | [OPAC Linking Information](#) | [Your Feedback](#) | [Technical Support](#) | [Email Alerting](#) | [No Robots Please](#) | [Release Notes](#) | [IEEE Online Publications](#) | [Help](#) | [FAQ](#) | [Terms](#) | [Back to Top](#)

Copyright © 2004 IEEE — All rights reserved

IEEE HOME | SEARCH IEEE | SHOP | WEB ACCOUNT | CONTACT IEEE


[Membership](#) [Publications/Services](#) [Standards](#) [Conferences](#) [Careers/Jobs](#)
IEEE Xplore®
RELEASE 1.8

 Welcome
United States Patent and Trademark Office

[Help](#) [FAQ](#) [Terms](#) [IEEE Peer Review](#)
[Quick Links](#)

Welcome to IEEE Xplore®

- ☐ Home
- ☐ What Can I Access?
- ☐ Log-out

Tables of Contents

- ☐ Journals & Magazines
- ☐ Conference Proceedings
- ☐ Standards

Search

- ☐ By Author
- ☐ Basic
- ☐ Advanced
- ☐ CrossRef

Member Services

- ☐ Join IEEE
- ☐ Establish IEEE Web Account
- ☐ Access the IEEE Member Digital Library

IEEE Enterprise

- ☐ Access the IEEE Enterprise File Cabinet

Print Format

Your search matched **43** of **1099265** documents.A maximum of **500** results are displayed, **15** to a page, sorted by **Relevance Descending** order.**Refine This Search:**

You may refine your search by editing the current search expression or entering new one in the text box.

(hdl <or> vhdl <or> verilog <or> (description <near/1

☐ Check to search within this result set
Results Key:**JNL** = Journal or Magazine **CNF** = Conference **STD** = Standard**16 Precision and error analysis of MATLAB applications during automata hardware synthesis for FPGAs***Nayak, A.; Halдар, M.; Choudhary, A.; Banerjee, P.;*

Design, Automation and Test in Europe, 2001. Conference and Exhibition 2001. Proceedings , 13-16 March 2001

Pages:722 - 728

[\[Abstract\]](#) [\[PDF Full-Text \(724 KB\)\]](#) IEEE CNF
17 VHDL-based design and design methodology for reusable high performance direct digital frequency synthesizers*Janiszewski, I.; Hoppe, B.; Meuth, H.;*

Design Automation Conference, 2001. Proceedings , 18-22 June 2001

Pages:573 - 578

[\[Abstract\]](#) [\[PDF Full-Text \(592 KB\)\]](#) IEEE CNF
18 Precision and performance of numerically controlled oscillators with hybrid function generators*Janiszewski, I.; Hoppe, B.; Meuth, H.;*

Frequency Control Symposium and PDA Exhibition, 2001. Proceedings of the 2 IEEE International , 6-8 June 2001

Pages:744 - 752

[\[Abstract\]](#) [\[PDF Full-Text \(768 KB\)\]](#) IEEE CNF
19 A radix-2 general division algorithm with carry-free scheme and the divider implementation*Jen-Shiun Chiang; Hung-Da Chung; Ming-Hsou Tsai;*

Electronics, Circuits and Systems, 1999. Proceedings of ICECS '99. The 6th IE

International Conference on , Volume: 1 , 5-8 Sept. 1999
Pages:569 - 572 vol.1

[\[Abstract\]](#) [\[PDF Full-Text \(260 KB\)\]](#) [IEEE CNF](#)

20 LogosPGA: synthesis system for LUT devices

Jacobi, R.P.;

Integrated Circuit Design, 1998. Proceedings. XI Brazilian Symposium on , 30 Sept.-3 Oct. 1998
Pages:217 - 220

[\[Abstract\]](#) [\[PDF Full-Text \(24 KB\)\]](#) [IEEE CNF](#)

21 Optimization methods for lookup-table-based FPGAs using Transdu Method

Yamashita, S.; Kambayashi, Y.; Muroga, S.;

Design Automation Conference, 1995. Proceedings of the ASP-DAC '95/CHDL '95/VLSI '95., IFIP International Conference on Hardware Description Language IFIP International Conference on Very Large Scale Integration., Asian and South Pacific , 29 Aug.-1 Sept. 1995
Pages:353 - 356

[\[Abstract\]](#) [\[PDF Full-Text \(324 KB\)\]](#) [IEEE CNF](#)

22 Flexible optimization of fixed polarity Reed-Muller expansions for multiple output completely and incompletely specified Boolean functions

Chip-Hong Chang; Falkowski, B.J.;

Design Automation Conference, 1995. Proceedings of the ASP-DAC '95/CHDL '95/VLSI '95., IFIP International Conference on Hardware Description Language IFIP International Conference on Very Large Scale Integration., Asian and South Pacific , 29 Aug.-1 Sept. 1995
Pages:335 - 340

[\[Abstract\]](#) [\[PDF Full-Text \(660 KB\)\]](#) [IEEE CNF](#)

23 VLSI implementation of a wormhole router using virtual channels

Prakash, A.S.; Ravikumar, C.P.;

TENCON '94. IEEE Region 10's Ninth Annual International Conference. Theme 'Frontiers of Computer Technology'. Proceedings of 1994 , 22-26 Aug. 1994
Pages:1035 - 1039 vol.2

[\[Abstract\]](#) [\[PDF Full-Text \(352 KB\)\]](#) [IEEE CNF](#)

24 Accurate logic-level power estimation

Bogliolo, A.; Ricco, B.; Benini, L.; De Micheli, G.;

Low Power Electronics, 1995., IEEE Symposium on , 9-11 Oct. 1995
Pages:40 - 41

[\[Abstract\]](#) [\[PDF Full-Text \(212 KB\)\]](#) [IEEE CNF](#)

25 Design of a cycle-efficient 64-b/32-b integer divisor using a table-sharing algorithm

Chua-Chin Wang; Po-Ming Lee; Jun-Jie Wang; Chenn-Jung Huang;

Very Large Scale Integration (VLSI) Systems, IEEE Transactions on , Volume: 11 , Issue: 4 , Aug. 2003
Pages:737 - 740

[\[Abstract\]](#) [\[PDF Full-Text \(930 KB\)\]](#) [IEEE JNL](#)

26 **SDR-based digital IF for multi-band W-CDMA transceiver**
Won-Cheol Lee; Woon-Yong Park; Jae-Ho Jung; Kwang-Cheon Lee;
Information, Communications and Signal Processing, 2003 and the Fourth Pacific Rim Conference on Multimedia. Proceedings of the 2003 Joint Conference of the Fourth International Conference on , Volume: 3 , 15-18 Dec. 2003
Pages:1737 - 1741 vol.3

[\[Abstract\]](#) [\[PDF Full-Text \(437 KB\)\]](#) [IEEE CNF](#)

27 **VLSI design of stability routing protocol for sensors in MANETs**
Vishnu Mandava; Kiran Gururaj; Zakrevski, L.; Durga Misra;
Information Technology: Research and Education, 2003. Proceedings. ITRE2003 International Conference on , 11-13 Aug. 2003
Pages:147 - 151

[\[Abstract\]](#) [\[PDF Full-Text \(453 KB\)\]](#) [IEEE CNF](#)

28 **A digital frequency synthesizer for a 2.4 GHz fast frequency hopping transceiver**
Uusikartano, R.; Niittylahti, J.;
Circuits and Systems, 2000. Proceedings of the 43rd IEEE Midwest Symposium on , Volume: 1 , 8-11 Aug. 2000
Pages:420 - 423 vol.1

[\[Abstract\]](#) [\[PDF Full-Text \(376 KB\)\]](#) [IEEE CNF](#)

29 **Design of a real time digital beamformer for a 50MHz annular array ultrasound transducer**
Pei-Jie Cao; Shung, K.K.; Karkhanis, N.; Wo-Hsing Chen;
Ultrasonics Symposium, 2002. Proceedings. 2002 IEEE , Volume: 2 , 8-11 Oct 2002
Pages:1619 - 1622 vol.2

[\[Abstract\]](#) [\[PDF Full-Text \(287 KB\)\]](#) [IEEE CNF](#)

30 **A new functional fault model for FPGA application-oriented testing**
Rebaudengo, M.; Reorda, M.S.; Violante, M.;
Defect and Fault Tolerance in VLSI Systems, 2002. DFT 2002. Proceedings. 17 IEEE International Symposium on , 6-8 Nov. 2002
Pages:372 - 380

[\[Abstract\]](#) [\[PDF Full-Text \(312 KB\)\]](#) [IEEE CNF](#)

[Prev](#) [1](#) [2](#) [3](#) [Next](#)

IEEE HOME | SEARCH IEEE | SHOP | WEB ACCOUNT | CONTACT IEEE



Membership Publications/Services Standards Conferences Careers/Jobs

IEEE Xplore®
 RELEASE 1.8

 Welcome
 United States Patent and Trademark Office

[Help](#) [FAQ](#) [Terms](#) [IEEE Peer Review](#)
[Quick Links](#)

Welcome to IEEE Xplore®

- ☐ Home
- ☐ What Can I Access?
- ☐ Log-out

Tables of Contents

- ☐ Journals & Magazines
- ☐ Conference Proceedings
- ☐ Standards

Search

- ☐ By Author
- ☐ Basic
- ☐ Advanced
- ☐ CrossRef

Member Services

- ☐ Join IEEE
- ☐ Establish IEEE Web Account
- ☐ Access the IEEE Member Digital Library

IEEE Enterprise

- ☐ Access the IEEE Enterprise File Cabinet

Print Format

 Your search matched **43** of **1099265** documents.

 A maximum of **500** results are displayed, **15** to a page, sorted by **Relevance Descending** order.

Refine This Search:

You may refine your search by editing the current search expression or enter a new one in the text box.

☒ Check to search within this result set

Results Key:

JNL = Journal or Magazine **CNF** = Conference **STD** = Standard
31 **VLSI implementation for low density parity check decoder**
Lee, W.L.; Wu, A.;

Electronics, Circuits and Systems, 2001. ICECS 2001. The 8th IEEE International Conference on , Volume: 3 , 2-5 Sept. 2001

Pages:1223 - 1226 vol.3

[\[Abstract\]](#) [\[PDF Full-Text \(328 KB\)\]](#) IEEE CNF
32 **Implementing a fuzzy system on a field programmable gate array**
McKenna, M.; Wilamowski, B.M.;

Neural Networks, 2001. Proceedings. IJCNN '01. International Joint Conference on , Volume: 1 , 15-19 July 2001

Pages:189 - 194 vol.1

[\[Abstract\]](#) [\[PDF Full-Text \(476 KB\)\]](#) IEEE CNF
33 **Multiple 1:N interpolation FIR filter design based on a single architecture**
In Kang; Kwang-Il Yeon; Han-Cheol Jo; Jong-Wha Chong; Kyungsoo Kim;

Circuits and Systems, 1998. ISCAS '98. Proceedings of the 1998 IEEE International Symposium on , Volume: 2 , 31 May-3 June 1998

Pages:316 - 319 vol.2

[\[Abstract\]](#) [\[PDF Full-Text \(264 KB\)\]](#) IEEE CNF
34 **Fast Boolean matching for field-programmable gate arrays**
Zhu, K.; Wong, D.F.;

Design Automation Conference, 1993, with EURO-VHDL '93. Proceedings EURO-DAC '93. European , 20-24 Sept. 1993

Pages:352 - 357

[\[Abstract\]](#) [\[PDF Full-Text \(520 KB\)\]](#) [IEEE CNF](#)

35 Technology mapping for sequential circuits based on retiming techniques

Weinmann, U.; Rosenstiel, W.;

Design Automation Conference, 1993, with EURO-VHDL '93. Proceedings EURO-DAC '93. European , 20-24 Sept. 1993

Pages:318 - 323

[\[Abstract\]](#) [\[PDF Full-Text \(404 KB\)\]](#) [IEEE CNF](#)

36 Realizing expression graphs using table-lookup FPGAs

Levin, I.; Pinter, R.Y.;

Design Automation Conference, 1993, with EURO-VHDL '93. Proceedings EURO-DAC '93. European , 20-24 Sept. 1993

Pages:306 - 311

[\[Abstract\]](#) [\[PDF Full-Text \(568 KB\)\]](#) [IEEE CNF](#)

37 Maximal reduction of lookup-table based FPGAs

Chen, K.C.; Cong, J.;

Design Automation Conference, 1992. EURO-VHDL '92, EURO-DAC '92. European , 7-10 Sept. 1992

Pages:224 - 229

[\[Abstract\]](#) [\[PDF Full-Text \(500 KB\)\]](#) [IEEE CNF](#)

38 A new approach to the decomposition of incompletely specified multiple output functions based on graph coloring and local transformations and application to FPGA mapping

Wan, W.; Perkowski, M.A.;

Design Automation Conference, 1992. EURO-VHDL '92, EURO-DAC '92. European , 7-10 Sept. 1992

Pages:230 - 235

[\[Abstract\]](#) [\[PDF Full-Text \(540 KB\)\]](#) [IEEE CNF](#)

39 A periodical frequency synthesizer for a 2.4-GHz fast frequency hopping transceiver

Uusikartano, R.; Niittylahti, J.;

Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on [see also Circuits and Systems II: Express Briefs, IEEE Transactions on] , Volume 48 , Issue: 10 , Oct. 2001

Pages:912 - 918

[\[Abstract\]](#) [\[PDF Full-Text \(111 KB\)\]](#) [IEEE JNL](#)

40 Efficient IP routing table VLSI design for multigigabit routers

Chang, R.C.; Beng-Huat Lim;

Circuits and Systems, 2002. ISCAS 2002. IEEE International Symposium on , Volume: 2 , 26-29 May 2002

Pages:II-776 - II-779 vol.2

[\[Abstract\]](#) [\[PDF Full-Text \(488 KB\)\]](#) IEEE CNF

41 Graphical user interface for functional neuromuscular stimulation system

Brauer, E.J.; Colvin, J.; Abbas, J.J.;

Circuits and Systems, 1999. 42nd Midwest Symposium on , Volume: 2 , 8-11 1999

Pages:1105 - 1108 vol. 2

[\[Abstract\]](#) [\[PDF Full-Text \(284 KB\)\]](#) IEEE CNF

42 Self-sorting radix-2 FFT on FPGAs using parallel pipelined distribut arithmetic blocks

Shaditalab, M.; Bois, G.; Sawan, M.;

FPGAs for Custom Computing Machines, 1998. Proceedings. IEEE Symposium on , 15-17 April 1998

Pages:337 - 338

[\[Abstract\]](#) [\[PDF Full-Text \(20 KB\)\]](#) IEEE CNF

43 A unified approach for FSM synthesis on FPGA architectures

Burgun, L.; Dictus, N.; Prado Lopes, E.; Sarwary, C.;

EUROMICRO 94. System Architecture and Integration. Proceedings of the 20th EUROMICRO Conference. , 5-8 Sept. 1994

Pages:660 - 668

[\[Abstract\]](#) [\[PDF Full-Text \(760 KB\)\]](#) IEEE CNF

Prev 1 2 3

[Home](#) | [Log-out](#) | [Journals](#) | [Conference Proceedings](#) | [Standards](#) | [Search by Author](#) | [Basic Search](#) | [Advanced Search](#) | [Join IEEE](#) | [Web Account](#) | [New this week](#) | [OPAC Linking Information](#) | [Your Feedback](#) | [Technical Support](#) | [Email Alerting](#) | [No Robots Please](#) | [Release Notes](#) | [IEEE Online Publications](#) | [Help](#) | [FAQ](#) | [Terms](#) | [Back to Top](#)

Copyright © 2004 IEEE — All rights reserved

Google™ [Web](#) [Images](#) [Groups](#) [News](#) [Froogle](#) [more »](#)
 [Advanced Search](#)
[Preferences](#)

Web Results 1 - 10 of about **635,000** for **(substitute OR replace) (memory OR memories OR ram) (LUT OR**

[PDF] Microsoft PowerPoint - Memoryl.ppt

File Format: PDF/Adobe Acrobat - [View as HTML](#)

... is done because we can build large, slow **memories** and small, fast **memories**, but we can't build large, fast **memories**. ... Which data to **replace**? ... Main **Memory** Cache ...

www-csag.ucsd.edu/teaching/cse141-w00/lectures/Memoryl.pdf - [Similar pages](#)

WebSphere(R) Development Studio ILE RPG Reference - Contents

... Operations; Initialization Operations; **Memory** Management Operations; ... **REPLACE** (Replace Character String); %SCAN (Scan for ... **LOOKUP** (Look Up a Table or Array Element ...

publib.boulder.ibm.com/infocenter/iadthelp/topic/com.ibm.etools.iseries.langref.doc/evfrilsh02.htm - 70k -

[Cached](#) - [Similar pages](#)

[PPT] nms.lcs.mit.edu/~mwelborn/docs/wcnc.ppt

File Format: Microsoft Powerpoint 97 - [View as HTML](#)

... waveform. SDS. New Solution. **Replace** computation by table **look-up**. ... SDS. Summary and Conclusion. Replacement of computation by **memory look-up**. Challenge solution ...

[Similar pages](#)

Symptom Solver

... **Look up** your child's symptoms here This tool is not intended to **replace** your physician ... and answers are only guidelines, and are not a **substitute** for medical ...

www.ivillagehealth.com/tools/ss/pages/0,,243005_594043,00.html?ice=ivl,nf,ss - 87k - [Cached](#) - [Similar pages](#)

fpgacpu.org - Glossary

... device in which programmable logic devices **replace** traditional general ... **LUT**: Acronym for **lookup** table. A small **RAM** (eg flip-flops with output multiplexer tree ...

www.fpgacpu.org/glossary.html - 7k - [Cached](#) - [Similar pages](#)

Microsoft Excel Tips, Tricks and Free Excel Spreadsheet Help ...

... We have plenty of free **memory** a new motherboard - any ideas would ... Need to do a global find and **replace** of manual ... What you describe is symptomatic of low **RAM**. ...

www.exceltip.com/ng-83.html - [Similar pages](#)

Microsoft Excel Tips, Tricks and Free Excel Spreadsheet Help ...

... Records Selecting Get.Cell VBE Functions **Replace** Page Breaks ... excel tips Option buttons Import Import **Lookup** Combo Box ... They have REPLACED the **RAM** but I do not ...

www.exceltip.com/ng-27.html - [Similar pages](#)

[[More results from www.exceltip.com](#)]

Welcome to eMachines Parts Depot - Replacement and Upgrade Center

... eMachines Model Type: eMachines 512MB DDR **RAM** Part No ... 1 Year Limited Warranty: Repair or **Replace** Fee Based ... 735-3388, eMachines 512MB DDR **Memory** Replacement or ...

parts.emachines.com/emachines/Moreinfo.asp?Product_Id=68837 - 26k - [Cached](#) - [Similar pages](#)

Welcome to eMachines Parts Depot - Replacement and Upgrade Center

System **Lookup**. ... Limited Warranty: One Year Repair or **Replace** on failure. ... Compatibility: Purchasing **memory** for eMachine systems per the following guidelines will ...

parts.emachines.com/emachines/Moreinfo.asp?Product_Id=67238 - 26k - [Cached](#) - [Similar pages](#)

[[More results from parts.emachines.com](#)]

WordWeb Pro - find and lookup words

... you are editing, you can select any word and press the **"Replace"** button to **substitute** a synonym. ... Windows 95 or higher, with 8MB or more of **RAM** and 10MB ...

wordweb.info/more.html - 9k - [Cached](#) - [Similar pages](#)

Goooooooooooooogle ►

Result Page: 1 2 3 4 5 6 7 8 9 10 [Next](#)



Free! Google Desktop Search: Search your email, files, chats & web history.
[Download Now.](#)

(substitute OR replace) (memory) [Search](#)

[Search within results](#) | [Language Tools](#) | [Search Tips](#) | [Dissatisfied? Help us improve](#)

[Google Home](#) - [Advertising Programs](#) - [Business Solutions](#) - [About Google](#)

©2004 Google